Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase performance improvement via dual floating gate processing

Erase performance improvement via dual floating gate processing

US Patent 5147813 · Granted Sep 15, 1992

Estimated economic value: $37,767,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-aligned contact formation utilizing sacrificial polysilicon2009
Flash memory cell having reduced floating gate to floating gate coupling2008
Flash memory cell having reduced floating gate to floating gate coupling2008
Simplified dual damascene process2006
Silicidation method for contactless EPROM related devices1995
Erase performance improvement via dual floating gate processing1993
Process for fabricating a flash EPROM having reduced cell size1993
Method of making source junction breakdown for devices with source-side erasing1993
Method for improving device scalability of buried bit line flash EPROM devices h1992
Method for improving erase characteristics of buried bit line flash EPROM device1991
Method for improving erase characteristics of buried bit line flash EPROM device1991
Tungsten-silicide reoxidation process including annealing in pure nitrogen and s1989