Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy

Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy

US Patent 5123097 · Granted Jun 16, 1992

Estimated economic value: $9,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symmetric multiprocessing system with unified environment and distributed system2001
Symmetric multiprocessing system with unified environment and distributed system2000
Symmetric multiprocessing system with unified environment and distributed system1999
Adaptively generating timing signals for access to various memory devices based 1998
Symmetric multiprocessing system with unified environment and distributed system1996
Symmetric multiprocessing system with unified environment and distributed system1996
Emulation of CISC instructions by RISC instructions using two pipelined stages f1995
Bus controller having state machine for translating commands and controlling acc1994
Processing unit having multiple synchronous bus for sharing access and regulatin1994
External procedure invocation apparatus utilizing internal branch vector interru1994
Method and apparatus for avoiding processor deadly embrace in a multiprocessor s1994
Control store addressing from multiple sources1993