Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of polysilicon layer for local interconnect in a CMOS or BiCMOS technology incorporating sidewall spacers

Use of polysilicon layer for local interconnect in a CMOS or BiCMOS technology incorporating sidewall spacers

US Patent 5082796 · Granted Jan 21, 1992

Estimated economic value: $10,583,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit micro-module2014
Optically-controlled shunt circuit for maximizing photovoltaic panel efficiency2014
Self-aligned bipolar transistor structure2012
Integrated circuit micro-module2011
Copper-topped interconnect structure that has thin and thick copper traces and m2010
Method of forming a self-aligned bipolar transistor structure using a selectivel2010
Color imager cell with transistors formed under the photodiodes2006
Radiation hardened MOS transistor2004
Deep submicron MOS transistor with increased threshold voltage2004
Small emitter and base-collector bi-polar transistor2004
Polysilicon-edge, low-power, high-frequency bipolar transistor and method of for2003
Method of preparing light-sensitive integrated circuits for packaging2003