Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Four-way associative cache with DLAT and separately addressable arrays used for updating certain bits without reading them out first

Four-way associative cache with DLAT and separately addressable arrays used for updating certain bits without reading them out first

US Patent 5060136 · Granted Oct 22, 1991

Estimated economic value: $12,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus for integrated cascade encoding2004
Apparatus and method for synchronizing multiple circuits clocked at a divided ph2003
Highly adjustable video composite sync separator and variable gain pixel clock f2003
Sharing reference data between multiple encoders parallel encoding a sequence of2002
Apparatus and method for power reduction control in a video encoder device2001
Method and apparatus to accommodate partial picture input to an MPEG-compliant e2001
Highly programmable chrominance filter for 4:2:2 to 4:2:0 conversion during MPEG2001
Circuit and method for differentiating multiple modules2000
Method to compensate for a fade in a digital video input sequence2000
Method and apparatus to accommodate partial picture input to an MPEG-compliant e1998
Integrated circuit including fully testable small scale read only memory constru1997