Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › N-channel clamp for ESD protection in self-aligned silicided CMOS process

N-channel clamp for ESD protection in self-aligned silicided CMOS process

US Patent 5021853 · Granted Jun 4, 1991

Estimated economic value: $22,428,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level passive heat spreader interposer to enable improved thermal solution2023
Semiconductor transistor having a stressed channel2017
Semiconductor transistor having a stressed channel2016
Copper-filled trench contact for transistor performance improvement2014
Copper-filled trench contact for transistor performance improvement2012
Method of fabricating MOSFET transistors with multiple threshold voltages by hal2005
Field effect transistor structure with self-aligned raised source/drain extensio2005
Static, low-voltage fuse-based cell with high-voltage programming2005
Semiconductor transistor having a stressed channel2005
Semiconductor transistor having a stressed channel2005
Method of fabricating dual threshold voltage n-channel and p-channel mosfets wit2004
Field effect transistor structure with self-aligned raised source/drain extensio2004