Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of producing integrated semiconductor structures comprising field-effect transistors with channel lengths in the submicron range using a three-layer resist system

Method of producing integrated semiconductor structures comprising field-effect transistors with channel lengths in the submicron range using a three-layer resist system

US Patent 4980317 · Granted Dec 25, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for providing a metallization layer on an insulating layer and for openin1999
Method for producing an integrated circuit structure with a dense multilayer met1992
Method for producing an integrated circuit structure with a dense multilayer met1992
Process for making masks with structures in the submicron range1991
Process for making masks with structures in the submicron range1991
Process for making masks with structures in the submicron range1991
Method for fabricating a semiconductor integrated circuit structure having a sub1989
Synthetic substrate with adhesive metal layer1989
Process of making via holes in a double-layer insulation1989
Process of making via holes in a double-layer insulation1989
Method of making adhesive metal layers on substrates of synthetic material and d1987
Method of making trenches with substantially vertical sidewalls in silicon throu1986