Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips

Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips

US Patent 4978639 · Granted Dec 18, 1990

Estimated economic value: $726,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated data conversion and route tracking in distributed databases2024
Semiconductor structure and method for forming the same2024
Non-volatile memory with silicided bit line contacts2021
Gate-sinking pHEMTs having extremely uniform pinch-off/threshold voltage2021
Sequenced applications for controlling communication features2020
Ohmic metal structure for GaN device2020
Non-volatile memory with silicided bit line contacts2020
System and method to use location-aware DNS responses as input to media relay se2020
Bootstrapping the data lake and glossaries with ‘dataset joins’ metadata from ex2020
Structure for reducing compound semiconductor wafer distortion2019
Compound semiconductors having an improved high temperature resistant backside m2019
Self-aligned trench isolation in integrated circuits2019