Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Central processor architecture implementing deterministic early condition code analysis using digit based, subterm computation and selective subterm combination

Central processor architecture implementing deterministic early condition code analysis using digit based, subterm computation and selective subterm combination

US Patent 4967351 · Granted Oct 30, 1990

Estimated economic value: $12,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transparent test method and scan flip-flop2012
Mutable cells for use in integrated circuits2010
Module level scan testing2000
Parity checking system with reduced usage of I/O pins1996
System for processing eight bytes or less by the move, pack and unpack instructi1995
Memory having concurrent read and writing from different addresses1995
Error recovery system for recovering errors that occur in control store in a com1995
Method for reconfiguring individual timer registers offline1994
Invoking hardware recovery actions via action latches1994
Multiple domain emulation system with separate domain facilities which tests for1993
Apparatus and method for improving cache access throughput in pipelined processo1989
Microprogrammable pipeline interlocks based on the validity of pipeline states1989