Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parity checking system with reduced usage of I/O pins

Parity checking system with reduced usage of I/O pins

US Patent 5517514 · Granted May 14, 1996

Estimated economic value: $7,493,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for scheduling static and dynamic traffic through a switch 2006
Apparatus and method for reordering sequence indicated information units into pr2006
System for processing eight bytes or less by the move, pack and unpack instructi1995
System for processing eight bytes or less by the move, pack and unpack instructi1995
Memory having concurrent read and writing from different addresses1995
Error recovery system for recovering errors that occur in control store in a com1995
Error recovery system for recovering errors that occur in control store in a com1995
Method for reconfiguring individual timer registers offline1994
Method for reconfiguring individual timer registers offline1994
Invoking hardware recovery actions via action latches1994
Multiple domain emulation system with separate domain facilities which tests for1993
Central processor architecture implementing deterministic early condition code a1990