Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual I/O macrocell for high speed synchronous state machine

Dual I/O macrocell for high speed synchronous state machine

US Patent 4879481 · Granted Nov 7, 1989

Estimated economic value: $4,180,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Infrastructure software patch reporting and analytics2015
Configurable logic fabric including two fixed logic processors with individual i2009
Programmable gate array and embedded circuitry initialization and processing2008
Testing of an integrated circuit having an embedded processor2008
Testing of an integrated circuit having an embedded processor2007
Speed verification of an embedded processor in a programmable logic device2007
Method and apparatus for processing data with a programmable gate array using fi2007
Method of designing integrated circuit having both configurable and fixed logic 2005
Custom code processing in PGA by providing instructions from fixed logic process2005
Programmable gate array having interconnecting logic to support embedded fixed l2004
Floor planning for programmable gate array having embedded fixed logic circuitry2004
User configurable memory system having local and global memory blocks2003