Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floor planning for programmable gate array having embedded fixed logic circuitry

Floor planning for programmable gate array having embedded fixed logic circuitry

US Patent 6693452 · Granted Feb 17, 2004

Estimated economic value: $114,764,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inline configuration processor2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Localized and relocatable software placement and NoC-based access to memory cont2025
NoC routing in a multi-chip device2025
Synchronization of system resources in a multi-socket data processing system2025
Register integrity check in configurable devices2024
System and method for secure deconstruction sensor in a heterogeneous integratio2024
Distributed configuration of programmable devices2024
Impactless firmware update2024
Subsystem for configuration, security, and management of an adaptive system2023
On-chip memory block circuit2021
Common input/output interface for application and debug circuitry2021