Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Central processor unit for digital data processing system including write buffer management mechanism

Central processor unit for digital data processing system including write buffer management mechanism

US Patent 4851991 · Granted Jul 25, 1989

Estimated economic value: $18,226,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for clearing hazards using jump instructions2012
Method and apparatus for binding shadow registers to vectored interrupts2011
Instruction/skid buffers in a multithreading microprocessor that store dispatche2010
Processor having a compare extension of an instruction set architecture2010
Configurable prioritization of core generated interrupts2009
Method and apparatus for binding shadow registers to vectored interrupts2009
Firewall load balancing using a single physical device2008
Processor having a compare extension of an instruction set architecture2007
Atomic update of CPO state2007
Read-only access to CPO registers2007
System and method for speeding up EJTAG block data transfers2006
Method and apparatus for clearing hazards using jump instructions2006