Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmed logic array with two-level control timing

Programmed logic array with two-level control timing

US Patent 4661922 · Granted Apr 28, 1987

Estimated economic value: $123,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimum timing of write and read clock paths2010
Method for optimally encoding a set of instruction codes for a digital processor2004
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
System and method for performing table look-ups using a multiple data fetch arch2002
Address generator circuity for a circular buffer2000
Non-aligned double word fetch buffer2000
Core processor with customizable function unit2000
Modulo address generator for generating an updated address2000
Flexible single chip digital processor architecture1998
Efficient utilization of present state/next state registers1996
Efficient utilization of present state/next state registers1995
Digital signal processor1995