Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel

N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel

US Patent 4574467 · Granted Mar 11, 1986

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pattern recognition alignment system1997
Method for making an NPN transistor with controlled base width compatible with m1992
Method of making integrated circuit with high current transistor and CMOS transi1991
Method of making integrated circuit with high current transistor and CMOS transi1991
Method for making bipolar/CMOS IC with isolated vertical PNP1991
Method for making a vertical power DMOS transistor with small signal bipolar tra1990
Method for making a vertical power DMOS transistor with small signal bipolar tra1990
Memory device with interconnected polysilicon layers and method for making1988
Memory device with interconnected polysilicon layers and method for making1988
Method of making a fast IGFET1988
Memory device with interconnected polysilicon layers and method for making1987
Memory device with interconnected polysilicon layers and method for making1987