Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making bipolar/CMOS IC with isolated vertical PNP

Method for making bipolar/CMOS IC with isolated vertical PNP

US Patent 5001073 · Granted Mar 19, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making an NPN transistor with controlled base width compatible with m1992
Method of making integrated circuit with high current transistor and CMOS transi1991
Method for making a vertical power DMOS transistor with small signal bipolar tra1990
Method of making a fast IGFET1988
Method for double doping sources and drains in an EPROM1986
N- well CMOS process on a P substrate with double field guard rings and a PMOS b1986