Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for the controlled etching of tapered vias in borosilicate glass dielectrics

Process for the controlled etching of tapered vias in borosilicate glass dielectrics

US Patent 4439270 · Granted Mar 27, 1984

Estimated economic value: $14,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chem-mech polishing method for producing coplanar metal/insulator films on a sub1990
Method for producing coplanar multi-level metal/insulator films on a substrate a1988
Methods for predicting and controlling the shrinkage of ceramic oxides during si1988
Composite insulator structure1986
Planar multi-level metal process with built-in etch stop1984
Method for forming conductive lines and vias1984
Planar multi-level metal process with built-in etch stop1983
Seal glass for nozzle assemblies of an ink jet printer1980