Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned double polysilicon MOS fabrication

Self-aligned double polysilicon MOS fabrication

US Patent 4317690 · Granted Mar 2, 1982

Estimated economic value: $430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device identifier generation method and semiconductor device2015
Device writing to a plurality of rows in a memory matrix simultaneously2009
Method and circuit arrangement for memory error processing2007
FIFO-register and digital signal processor comprising a FIFO-register2006
Device with integrated SRAM memory and method of testing such a device2004
Semiconductor device with ESD protection2002
Supply pin rearrangement for an I.C.1992
Integrated memory circuit with parallel and serial input and output1991
Integrated logic circuit with protector transistor1990
Static memory unit having a plurality of test modes, and computer equipped with 1990
Non-volatile, programmable semiconductor memory having reduced testing time1989
Memory comprising simultaneously addressable memory elements1989