Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective epitaxy method for making filamentary pedestal transistor

Selective epitaxy method for making filamentary pedestal transistor

US Patent 4252581 · Granted Feb 24, 1981

Estimated economic value: $24,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and manufacture of silicon based package and devices manufactured thereby2012
Silicon based package2010
Multiple power density chip structure2007
Method of manufacture of silicon based package and devices manufactured thereby2007
Method of preparing and sterilizing an instrument containing package and apparat2006
Jogging structure for wiring translation between grids with non-integral pitch r2005
Method of manufacture of silicon based package2005
Jogging structure for wiring translation between grids with non-integral pitch r2004
Apparatus and method for repairing electronic packages2004
High k dielectric material with low k dielectric sheathed signal vias2002
Semiconductor package containing multiple memory units2002
Direct deposit thin film single/multi chip module2001