Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures and processes for void-free hybrid bonding

Structures and processes for void-free hybrid bonding

US Patent 12456709 · Granted Oct 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside electrical contacts to buried power rails2024
Substrate thinning for a backside power distribution network2024
Backside metal-insulator-metal (MIM) capacitors extending through backside inter2024
Backside power rail integration2024
Alignment of integrated circuit chip stack2015
Computer readable medium encoded with a program for fabricating 3D integrated ci2015
3D integrated circuit device fabrication with precisely controllable substrate r2014
Method for fabricating 3D integrated circuit device using interface wafer as per2014
3D integrated circuit device fabrication with precisely controllable substrate r2014
Bow-balanced 3D chip stacking2013
3D integrated circuit device having lower-cost active circuitry layers stacked b2013
Method for fabricating a 3D integrated circuit device having lower-cost active c2013