Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient clocking structures for high-speed systems using hybrid digital delay lanes

Efficient clocking structures for high-speed systems using hybrid digital delay lanes

US Patent 12413213 · Granted Sep 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ring voltage controlled oscillator-based phase locked loop with dual charge pump2025
Unified insights engine2025
Passive equalization circuit2025
System and method using a fast settling accumulator2025
Read data strobe path having variation compensation and delay lines2025
Read data strobe path having variation compensation and delay lines2025
Read data strobe path having variation compensation and delay lines2025
System and method for write clock double data rate duty cycle correction2024
System and method for write clock double data rate duty cycle correction2024
Clock duty cycle measurement2024
Clock duty cycle measurement2024
Updating configuration settings of network elements when a network is changed to2024