Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR PHY power collapse circuit for multimode double data rate synchronous dynamic random access memory

DDR PHY power collapse circuit for multimode double data rate synchronous dynamic random access memory

US Patent 12211578 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge circuit for multi-voltage rail thin-gate output driver2025
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver2025
Electrostatic discharge robustness for a single rail transmitting driver2025
Data receiver circuit including loop-unrolled phase decision feedback equalizer 2025
Double data rate output circuit with reconfigurable equalizer2025
Hybrid transmitter with calibration2024
Clock qualifier enhancement for external double data rate memory interfaces2024
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver2023
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver2023
Circuit device aging assessment and compensation2023
Inverter-based delay element with adjustable current source/sink to reduce delay2022
Configuration item determination based on information technology discovery data 2022