| 12388423 |
Data receiver circuit including loop-unrolled phase decision feedback equalizer with duty cycle control |
Seokkyun Ko, Jeffrey Mark Hinrichs |
2025-08-12 |
| 12348227 |
Double data rate output circuit with reconfigurable equalizer |
Jaseem AHAMMED |
2025-07-01 |
| 12211578 |
DDR PHY power collapse circuit for multimode double data rate synchronous dynamic random access memory |
Levon Msryan, Tigran Melikyan, Satish Krishnamoorthy |
2025-01-28 |
| 12141085 |
Hybrid transmitter with calibration |
Changkyo Lee |
2024-11-12 |
| 11689014 |
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver |
Satish Krishnamoorthy, Young Uk Yim |
2023-06-27 |
| 11489518 |
Inverter-based delay element with adjustable current source/sink to reduce delay sensitivity to process and supply voltage variation |
Michael Thomas Fertsch |
2022-11-01 |
| 11018904 |
Equalization for a transmitter circuit |
Prince Mathew, Patrick Isakanian |
2021-05-25 |
| 10727833 |
High-voltage and low-voltage data paths of a hybrid output driver |
Young Uk Yim, Jacob Schneider, Satish Krishnamoorthy, Chang Ki Kwon, Mostafa Naguib Abdulla |
2020-07-28 |
| 10707876 |
High-voltage and low-voltage signaling output driver |
Young Uk Yim, Jacob Schneider, Satish Krishnamoorthy, Mohammed Mizanur Rahman, Prince Mathew +3 more |
2020-07-07 |