| 12211578 |
DDR PHY power collapse circuit for multimode double data rate synchronous dynamic random access memory |
Levon Msryan, Tigran Melikyan, Ashwin Sethuram |
2025-01-28 |
| 12100474 |
Clock qualifier enhancement for external double data rate memory interfaces |
Yong Xu, Boris Andreev, Patrick Isakanian, Farrukh Aquil, Vikas MAHENDIYAN +1 more |
2024-09-24 |
| 11689014 |
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver |
Young Uk Yim, Ashwin Sethuram |
2023-06-27 |
| 11637553 |
Circuit device aging assessment and compensation |
Patrick Isakanian |
2023-04-25 |
| 11438232 |
Configuration item determination based on information technology discovery data items from multiple sources |
Manish Gupta, Navindra Sharma, Kiran Kumar Bushireddy, Swapnesh Patel, Rukshan Felix Perera +1 more |
2022-09-06 |
| 11381238 |
Circuit device aging assessment and compensation |
Patrick Isakanian |
2022-07-05 |
| 10727833 |
High-voltage and low-voltage data paths of a hybrid output driver |
Young Uk Yim, Jacob Schneider, Ashwin Sethuram, Chang Ki Kwon, Mostafa Naguib Abdulla |
2020-07-28 |
| 10707876 |
High-voltage and low-voltage signaling output driver |
Young Uk Yim, Jacob Schneider, Mohammed Mizanur Rahman, Prince Mathew, Andrew Tohmc +3 more |
2020-07-07 |
| 9049057 |
Duty cycle compensation of RAM transmitters |
Harishankar Sridharan, Ritesh B. Trivedi, Senthilkumar Ganapathy |
2015-06-02 |