Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock qualifier enhancement for external double data rate memory interfaces

Clock qualifier enhancement for external double data rate memory interfaces

US Patent 12100474 · Granted Sep 24, 2024

Estimated economic value: $33,492,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced chip select signal training2025
Enhanced chip select signal training2025
Voltage boosted transmitter without a negative rail2025
Electrostatic discharge circuit for multi-voltage rail thin-gate output driver2025
Read data capture for a high-speed double data rate interface2025
Read data capture for a high-speed double data rate interface2025
Read data capture for a high-speed double data rate interface2025
Read data capture for a high-speed double data rate interface2025
Self-calibration of delay circuits in asynchronous loops2025
Parallel direct-feedback decision-feedback equalizer for high-speed low-voltage 2025
Optimizing power in a memory device2025
Integrated circuit integration of T-coils at interfaces to communication links2025