Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase operation with electron injection for reduction of cell-to-cell interference in a memory sub-system

Erase operation with electron injection for reduction of cell-to-cell interference in a memory sub-system

US Patent 12211548 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast bit erase for upper tail tightening of threshold voltage distributions2025
Volatile data storage in NAND memory2025
Dynamic latches above a three-dimensional non-volatile memory array2025
Double single level cell program in a memory device2025
Establishing bitline, wordline and boost voltages to manage a maximum program vo2025
Single-level cell program-verify, latch-limited data recovery2025
Creating dynamic latches above a three-dimensional non-volatile memory array2025
In-line programming adjustment of a memory cell in a memory sub-system2025
All level coarse/fine programming of memory cells2025
Concurrent slow-fast memory cell programming2025
Memory array structures and methods of forming memory array structures2024
Redundancy and majority voting in a key-value data storage system using content 2024