Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical transistors having at least 50% grain boundaries offset between top and bottom source/drain regions and the channel region that is vertically therebetween

Vertical transistors having at least 50% grain boundaries offset between top and bottom source/drain regions and the channel region that is vertically therebetween

US Patent 12191354 · Granted Jan 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Doped titanium nitride materials for dram capacitors, and related semiconductor 2025
Vertically stacked storage nodes and access devices with horizontal access lines2025
Memory device having tiers of 2-transistor memory cells and charge storage struc2025
Two transistor cells for vertical three-dimensional memory2025
Transistors, array of transistors, and array of memory cells individually compri2025
Memory device having tiers of 2-transistor memory cells2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Docking device and method with video capturing function2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025