Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses, systems, and methods for multi-lane data bus inversion

Apparatuses, systems, and methods for multi-lane data bus inversion

US Patent 12174775 · Granted Dec 24, 2024

Estimated economic value: $224,709,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scheduling training of an inter-chiplet interface2025
Droop mitigation for an inter-chiplet interface2024
Dynamic fine grain link control2024
Skew matching in a die-to-die interface2024
Method and apparatus for data scrambling2023
Dynamic pseudo-random bit sequence generator and methods therefor2023
Reducing chiplet wakeup latency2022
Deskewing method for a physical layer interface on a multi-chip module2022
Method and apparatus for physical layer bypass2021
Method and apparatus for data scrambling2021
Deskewing method for a physical layer interface on a multi-chip module2020
Reducing chiplet wakeup latency2020