Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated chip for standard logic performance improvement having a back-side through-substrate-via and method for forming the integrated chip

Integrated chip for standard logic performance improvement having a back-side through-substrate-via and method for forming the integrated chip

US Patent 12142569 · Granted Nov 12, 2024

Estimated economic value: $21,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including germanium region disposed in semiconductor substr2025
Image sensor having an improved structure for small pixel designs2025
Stacked structure for CMOS image sensors2025
Stacked structure for CMOS image sensors2025
Stacked integrated circuits with redistribution lines2025
3DIC interconnect apparatus and method2025
Control chip and control method thereof2025
Multi-wafer integration2025
Device over photodetector pixel sensor2025
Hybrid bonding with uniform pattern density2025
High-speed readout image sensor2025
3DIC seal ring structure and methods of forming same2025