Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor devices

Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor devices

US Patent 12100679 · Granted Sep 24, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor2022
Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor2022
Very thin embedded trace substrate-system in package (SIP)2022
Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor2020
Multi-pin-wafer-level-chip-scale-packaging solution for high power semiconductor2020
Thermal enhancement of exposed die-down package2020
Very thin embedded trace substrate-system in package (SIP)2020
Reduction of cross talk in WLCSP's through laser drilled technique2020
Reduction of cross talk in WLCSP's through laser drilled technique2020
Integrated circuit package for assembling various dice in a single IC package2019
Reduction of cross talk in WLCSP's through laser drilled technique2019
Reduction of cross talk in WLCSP's through laser drilled technique2019