Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing line edge roughness and mitigating defects by wafer freezing

Reducing line edge roughness and mitigating defects by wafer freezing

US Patent 12087601 · Granted Sep 10, 2024

Estimated economic value: $19,991,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for preparing small features on a substrate2025
Two-color self-aligned double patterning (SADP) to yield static random access me2025
Bake devices for handling and uniform baking of substrates2025
Die system and method of comparing alignment vectors2024
Lithography method to form structures with slanted angle2024
Methods of greytone imprint lithography to fabricate optical devices2024
Back-end-of-line single damascene top via spacer defined by pillar mandrels2024
Method to determine line angle and rotation of multiple patterning2024
Methods and apparatus of processing transparent substrates2024
Imaging system and method of creating composite images2024
Mask orientation2024
Two-color self-aligned double patterning (SADP) to yield static random access me2024