Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-pass corrective programming for memory cells that store multiple bits and power loss management for two-pass corrective programming

Two-pass corrective programming for memory cells that store multiple bits and power loss management for two-pass corrective programming

US Patent 12068034 · Granted Aug 20, 2024

Estimated economic value: $25,472,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Search for an optimized read voltage2025
Multiple-pass programming of memory cells using temporary parity generation2025
Multiple-pass programming of memory cells using temporary parity generation2025