Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Core off sleep mode with low exit latency

Core off sleep mode with low exit latency

US Patent 12019498 · Granted Jun 25, 2024

Estimated economic value: $3,728,089,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for controlling computing performance for power-constrained multi-pro2024
Leveraging low power states for fault testing of processing cores at runtime2024
Real-time hardware-assisted GPU tuning using machine learning2024
System level hardware mechanisms for dynamic assist control2024
System level hardware mechanisms for dynamic assist control2024
Power management in a multiple-processor computing device2024
Fault injection architecture for resilient GPU computing2023
Leveraging low power states for fault testing of processing cores at runtime2023
Real-time hardware-assisted GPU tuning using machine learning2022
Techniques for efficiently operating a processing system based on energy charact2022
Fault injection architecture for resilient GPU computing2022
Leveraging low power states for fault testing of processing cores at runtime2021