Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming an IC including a varactor with reduced surface field region

Method for forming an IC including a varactor with reduced surface field region

US Patent 11978810 · Granted May 7, 2024

Estimated economic value: $17,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Integrated chip including a device with a reduced surface field region2025
Inverter and alternating current fault identification method for photovoltaic sy2025
FUSI gated device formation2025
Cap structure coupled to source to reduce saturation current in HEMT device2025
Recessed gate for an MV device2025
Semiconductor device and manufacturing method thereof2025
Field plate structure to enhance transistor breakdown voltage2025
Method and related apparatus for reducing gate-induced drain leakage in semicond2025
Method of forming a transistor device with a gate structure having a pair of rec2024
Cap structure coupled to source to reduce saturation current in HEMT device2024
Breakdown voltage capability of high voltage device2024