Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable

Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable

US Patent 11967965 · Granted Apr 23, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-PLL communication in a multi-PLL environment2025
Inter-PLL communication in a multi-PLL environment2025
Inter-PLL communication in a multi-PLL environment2025
Inter-PLL communication in a multi-PLL environment2025
Inter-PLL communication in a multi-PLL environment2025
Counter design for a time-to-digital converter (TDC)2025
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024