Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modified read counter incrementing scheme in a memory sub-system

Modified read counter incrementing scheme in a memory sub-system

US Patent 11922029 · Granted Mar 5, 2024

Estimated economic value: $17,899,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host recovery for a stuck condition2025
Host assisted operations in managed memory devices2025
Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Memory write performance techniques2025
Power management associated with memory and controller2025
Microelectronic devices with tunneling structures having partial-height high-κ m2025
Multiple-pass programming of memory cells using temporary parity generation2025