Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › All levels programming of a memory device in a memory sub-system

All levels programming of a memory device in a memory sub-system

US Patent 11887668 · Granted Jan 30, 2024

Estimated economic value: $12,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast bit erase for upper tail tightening of threshold voltage distributions2025
Fast bit erase for upper tail tightening of threshold voltage distributions2025
Volatile data storage in NAND memory2025
Volatile data storage in NAND memory2025
Charge loss acceleration during programming of memory cells in a memory sub-syst2025
Charge loss acceleration during programming of memory cells in a memory sub-syst2025
Establishing bitline, wordline and boost voltages to manage a maximum program vo2025
Establishing bitline, wordline and boost voltages to manage a maximum program vo2025
Level shifting in all levels programming of a memory device in a memory sub-syst2025
Level shifting in all levels programming of a memory device in a memory sub-syst2025
In-line programming adjustment of a memory cell in a memory sub-system2025
In-line programming adjustment of a memory cell in a memory sub-system2025