{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "3D 1T1C stacked DRAM structure and method to fabricate", "item": "https://www.patentleaderboard.com/patent/11849572"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D 1T1C stacked DRAM structure and method to fabricate

3D 1T1C stacked DRAM structure and method to fabricate

US Patent 11849572 · Granted Dec 19, 2023

Estimated economic value: $50,836,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Cooling approaches for stitched dies2025
Compositional engineering of Schottky diode2025
Capacitor connections in dielectric layers2025
Back-side power delivery with glass support at the front2025
Bilayer memory stacking with computer logic circuits shared between bottom and t2025
Hybrid manufacturing with modified via-last process2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Backend memory with air gaps in upper metal layers2025
Source/drain regions in integrated circuit structures2025
Integrated circuit assemblies2025
Integrated circuit assemblies with stacked compute logic and memory dies2025