Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bad block management for memory sub-systems

Bad block management for memory sub-systems

US Patent 11749373 · Granted Sep 5, 2023

Estimated economic value: $12,684,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistors, semiconductor constructions, and methods of forming semiconductor c2022
Bad block management for memory sub-systems2022
Memory devices and methods for read disturb mitigation involving word line scans2020
Bad block management for memory sub-systems2020
Memory devices with read level calibration2019
Semiconductor constructions which include metal-containing gate portions and sem2019
Methods of error-based read disturb mitigation and memory devices utilizing the 2019
Memory devices with read level calibration2019
Methods of forming semiconductor constructions2017
Transistors, semiconductor constructions, and methods of forming semiconductor c2015
Transistors and semiconductor constructions2014