Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices with read level calibration

Memory devices with read level calibration

US Patent 10510422 · Granted Dec 17, 2019

Estimated economic value: $23,327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Media scan method to reduce active idle power of memory devices2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Temporary parity buffer allocation for zones in a parity group2025
Generating semi-soft bit data during corrective read operations in memory device2025
Error handling2025
Error handling2025
Error handling2025
Volatile data storage in NAND memory2025
Data age and validity-based memory management2025