Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-track bitline scheme for 6T SRAM cells

Dual-track bitline scheme for 6T SRAM cells

US Patent 11710698 · Granted Jul 25, 2023

Estimated economic value: $204,977,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and systems for offset cross field-effect transistors2025
Metal zero power ground stub route to reduce cell area and improve cell placemen2025
Dynamic setup and hold times adjustment for memories2025
Devices and systems for flying bitline with jumper cell2025
System and method for SEU detection and correction2025
Cross field effect transistors (XFETs) in integrated circuits2025
Cross FET SRAM cell layout2025
Arrangement and thermal management of 3D stacked dies2025
ECC optimization2025
Standard cell design architecture for reduced voltage droop utilizing reduced co2025
SRAM power savings and write assist2024
Through-silicon via layout for multi-die integrated circuits2024