Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered lines for interconnect performance improvement and processes for forming such

Staggered lines for interconnect performance improvement and processes for forming such

US Patent 11664305 · Granted May 30, 2023

Estimated economic value: $16,378,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Self-assembled guided hole and via patterning over grating2025
Self-assembled guided hole and via patterning over grating2025
Staggered vertically spaced integrated circuit line metallization with different2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Differentially programmable magnetic tunnel junction device and system including2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Magnetoelectric spin-orbit device with in-plane and perpendicular magnetic layer2025
Piezo-resistive resonator device having drive and sense transistors with wells o2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025