{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Advanced encryption standard semiconductor devices fabricated on a stacked-substrate", "item": "https://www.patentleaderboard.com/patent/11652606"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Advanced encryption standard semiconductor devices fabricated on a stacked-substrate

Advanced encryption standard semiconductor devices fabricated on a stacked-substrate

US Patent 11652606 · Granted May 16, 2023

Estimated economic value: $11,130,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Trench-based quantum dot devices with conductive liners2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Cooling approaches for stitched dies2025
Compositional engineering of Schottky diode2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Capacitor connections in dielectric layers2025