Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicon-containing layer for bit line resistance reduction

Silicon-containing layer for bit line resistance reduction

US Patent 11637107 · Granted Apr 25, 2023

Estimated economic value: $46,789,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Molybdenum monolithic physical vapor deposition target2025
Directional selective junction clean with field polymer protections2025
Methods for forming structures with desired crystallinity for MRAM applications2025
Magnetic tunnel junctions with tunable high perpendicular magnetic anisotropy2025
Magnetic recording medium2025
Metal oxide preclean for bottom-up gapfill in MEOL and BEOL2025
Ru liner above a barrier layer2025
Ru liner above a barrier layer2025
One chamber multi-station selective metal removal2025
Shutter disk for physical vapor deposition (PVD) chamber2025
Shutter disk for physical vapor deposition (PVD) chamber2025
Selective metal removal with flowable polymer2025