Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for improving timing in memory devices, and related devices and systems

Methods for improving timing in memory devices, and related devices and systems

US Patent 11619964 · Granted Apr 4, 2023

Estimated economic value: $16,794,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data input buffer with a branched DFE reset path2025
Apparatus including reconfigurable interface and methods of manufacturing the sa2025
Semiconductor package with hybrid wire bond and bump bond connections2025
Systems and methods for improved dual-tail latch with load control2025
Current-controlled buffer using analog bias2025
Synchronous input buffer enable for DFE operation2024
Output impedance calibration, and related devices, systems, and methods2024
Apparatuses, systems, and methods for ZQ calibration2024
Apparatuses, systems, and methods for ZQ calibration2024
Apparatus including reconfigurable interface and methods of manufacturing the sa2024
Hybrid loop unrolled decision feedback equalizer architecture2023
Impedance calibration via a number of calibration circuits, and associated metho2023