Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device architecture using multiple physical cells per bit to improve read margin and to alleviate the need for managing demarcation read voltages

Memory device architecture using multiple physical cells per bit to improve read margin and to alleviate the need for managing demarcation read voltages

US Patent 11605418 · Granted Mar 14, 2023

Estimated economic value: $12,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interleaved Reed-Solomon (IRS) with collaborative decoding2025
Decoder for burst correction read Solomon decoding for memory applications2025
Memory die stack chip ID-based command structure2025
Decoder for interleaved Reed-Solomon (IRS) with erasure/collaborative2025
Varying-polarity read operations for polarity-written memory cells2025
Pre-decoder circuitry2025
Burst correction reed solomon decoding for memory applications2025
Iterative decoding technique for correcting DRAM device failures2025
Standby exit for memory die stack2025
Data correction scheme with reduced device overhead2025
Divided clock transmission in a three-dimensional stacked memory device2024
Iterative decoder for correcting dram device failures2024