Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded source or drain region of transistor with downward tapered region under facet region

Embedded source or drain region of transistor with downward tapered region under facet region

US Patent 11594635 · Granted Feb 28, 2023

Estimated economic value: $10,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of manufacturing semiconductor devices having different gate dielectric t2025
Unreal engine graphic construction method and apparatus, computer-readable stora2025
Semiconductor device2025
Gateway2025
Memory system and operation method thereof and memory controller2025
Enlarging spacer thickness by forming a dielectric layer over a recessed interla2025
Floating photovoltaic platform system for improving ocean adaptability2025
Position hold control for a conveying process2025
Method and device for generating based on android mobile operating system (OS)2025
RFID label printer and method for reading and writing RFID label2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Graph acceleration solution with cloud FPGA2025