Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compressing micro-operations in scheduler entries in a processor

Compressing micro-operations in scheduler entries in a processor

US Patent 11513802 · Granted Nov 29, 2022

Estimated economic value: $217,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Semiconductor device for performing data reduction for processing arrays2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Providing data from portions of a memory to processors in memory (PIMs) in an el2025
Condensed coherence directory entries for processing-in-memory2025
Implementing a micro-operation cache with compaction2025
Region pattern-matching hardware prefetcher2025
Managing a cache using per memory region reuse distance estimation2025
Reducing probe filter accesses for processing in memory requests2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025