Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to perform secondary-PG aware buffering in IC design flow

Method to perform secondary-PG aware buffering in IC design flow

US Patent 11449660 · Granted Sep 20, 2022

Estimated economic value: $154,394,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power static signoff verification from within an implementation tool2024
Low-power static signoff verification from within an implementation tool2024
Automated pipeline insertion on a bus2021
Post-placement and post-routing physical synthesis for multi-die integrated circ2020
Timing optimization of memory blocks in a programmable IC2020
Register pull-out for sequential circuit blocks in circuit designs2020
Physical synthesis within placement2020
Targeted delay optimization through programmable clock delays2020
Placement of delay circuits for avoiding hold violations2020
Timing-closure methodology involving clock network in hardware designs2020
Physical synthesis for multi-die integrated circuit technology2019
Logical and physical optimizations for partial reconfiguration design flow2019