Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Targeted delay optimization through programmable clock delays

Targeted delay optimization through programmable clock delays

US Patent 10565334 · Granted Feb 18, 2020

Estimated economic value: $44,383,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for depositing low-K dielectric films2025
Low-power static signoff verification from within an implementation tool2024
Method to perform secondary-PG aware buffering in IC design flow2022
Automated pipeline insertion on a bus2021
Post-placement and post-routing physical synthesis for multi-die integrated circ2020
Post-placement and post-routing physical synthesis for multi-die integrated circ2020
Timing optimization of memory blocks in a programmable IC2020
Timing optimization of memory blocks in a programmable IC2020
Register pull-out for sequential circuit blocks in circuit designs2020
Physical synthesis within placement2020
Placement of delay circuits for avoiding hold violations2020
Timing-closure methodology involving clock network in hardware designs2020