Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a semiconductor device including self-aligned top via formation at line ends

Method for fabricating a semiconductor device including self-aligned top via formation at line ends

US Patent 11404317 · Granted Aug 2, 2022

Estimated economic value: $9,617,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layered bottom electrode dielectric for embedded MRAM2025
Air gap in beol interconnect2025
Vertically stacked fin semiconductor devices2025
Back-end-of-line thin film resistor2025
MRAM bottom electrode contact with taper profile2025
Magnetoresistive random-access memory (MRAM) with preserved underlying dielectri2025
Fabrication of embedded memory devices utilizing a self assembled monolayer2025
Fabrication of embedded memory devices utilizing a self assembled monolayer2025
Advanced metal interconnect2025
Probe pad with built-in interconnect structure2025
Tall bottom electrode structure in embedded magnetoresistive random-access memor2025
Dielectric reflow for boundary control2025